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chip. A schematic of the circuit is shown
in the figure.
Standard 3.3-V CMOS circuitry can-
not withstand input potentials greater
than about 4 V. However, there are many
applications that involve low-differential-
potential, high-common-mode-potential
input signal pairs and in which standard
3.3-V CMOS circuitry, which is relatively
inexpensive, would be the most appro-
priate circuitry for performing other
functions on the integrated-circuit chip
that handles the high-potential input
signals. Thus, there is a need to combine
high-voltage input circuitry with stan-
dard low-voltage CMOS circuitry on the
same integrated-circuit chip. The pro-
posed circuit would satisfy this need.
In the proposed circuit, the input sig-
nals would be coupled into both a level-
shifting pair and a common-mode-sens-
ing pair of CMOS transistors. The output
of the level-shifting pair would be fed as
input to a differential pair of transistors.
The resulting differential current output
would pass through six standoff transis-
tors to be mirrored into an output branch
by four heterojunction bipolar transistors.
The mirrored differential current would
be converted back to potential by a pair of
diode-connected transistors, which, by
virtue of being identical to the input tran-
sistors, would reproduce the input differ-
ential potential at the output.
The common-mode-sensing pair would
be used to set the control potential for a
biasing circuit that would provide the
proper terminal potentials for protecting
all devices against excessive excursions of
potential for a common-mode potential
range of 0 to 12 V. The biasing circuit
would include high-voltage-drain transis-
tors capable of withstanding the full high
input potentials on their drains; the incor-
poration of these transistors would enable
simplification of part of the bias circuit
and of the circuitry associated with the
input transistor pairs. High-voltage n-wells
would enable floating of substrates of p-
channel metal oxide/semiconductor
field-effect transistors to potentials as high
as tens of volts, whereas devices contain-
ing standard n-wells break down at poten-
tials between 6 and 7 V, even though max-
imum gate-to-source and drain-to-source
potentials remain at 3.3 V.
The expected performance of the cir-
cuit has been studied in computational
simulations. The table presents values of
some performance parameters deter-
mined from the results of the simulations. 
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Several Performance Parameters of the proposed level translator were extracted from results of com-
putational simulations. The proposed circuit schematic is shown.
A technique of monitoring digital
closed-loop feedback systems has been
conceived. The basic idea is to obtain in-
formation on the performances of
closed-loop feedback circuits in such sys-
tems to aid in the determination of the
functionality and integrity of the circuits
and of performance margins.
The need for this technique arises as fol-
lows: Some modern digital systems include
feedback circuits that enable other circuits
to perform with precision and are tolerant
of changes in environment and the de-
vice’s parameters. For example, in a preci-
sion timing circuit, it is desirable to make
the circuit insensitive to variability as a re-
sult of the manufacture of circuit compo-
nents and to the effects of temperature,
voltage, radiation, and aging. However,
such a design can also result in masking
the indications of damaged and/or deteri-
orating components.
The present technique incorporates
test circuitry and associated engineering-
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telemetry circuitry into an embedded sys-
tem to monitor the closed-loop feedback
circuits, using “spare gates” that are often
available in field programmable gate ar-
rays (FPGAs). This technique enables a
test engineer to determine the amount of
performance margin in the system, detect
“out of family” circuit performance, and
determine one or more trend(s) in the
performance of the system.
In one system to which the technique
has been applied, an ultra-stable oscilla-
tor is used as a reference for internal ad-
justment of 12 time-to-digital converters
(TDCs). The feedback circuit produces a
pulse-width-modulated signal that is fed
as a control input into an amplifier,
which controls the circuit’s operating
voltage. If the circuit’s gates are deter-
mined to be operating too slowly or rap-
idly when their timing is compared with
that of the reference signal, then the
pulse width increases or decreases, re-
spectively, thereby commanding the am-
plifier to increase or reduce, respectively,
its output level, and “adjust” the speed of
the circuits. The nominal frequency of
the TDC’s pulse width modulated out-
puts is approximately 40 kHz.
In this system, the technique is imple-
mented by means of a monitoring circuit
that includes a 20-MHz sampling circuit
and a 24-bit accumulator with a gate time
of 10 ms. The monitoring circuit meas-
ures the duty cycle of each of the 12 TDCs
at a repetition rate of 28 Hz. The accumu-
lator content is reset to all zeroes at the
beginning of each measurement period
and is then incremented or decremented
based of the value of the state of the pulse
width modulated signal. Positive or nega-
tive values in the accumulator corre-
spond to duty cycles greater or less, re-
spectively, than 50 percent.
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